Search IP

Home > Search IP

IP Category

Browser by Category
Browser by Foundry
Browser by Technology
  • 기업 IP
  • 대학·연구소 IP
  • N관련된 신규용역가능
  • M수정/가공 판매가능
  • T기술지원 가능
  • P현 상태로만 판매가능
total: 12/840 IP Cores
    • 대학·연구소 IP
    • N
    • M
    • T

    ECU with CAN/CAN-FD/LIN

    This is an automotive ECU based on RISC-V with open instruction set architecture. It includes 32b RISC-V CPU core, IVN controllers such as CAN and LIN, memory interfaces such as ROM and SRAM, and I/O interfaces such as SPI, UART, and I2C.

    KU359S1065 | 2021-01-04

    • 대학·연구소 IP
    • T

    Stream Processor for Multi Thread GPGPU

    GPGPU can perform high-speed parallel processing with multiple SPs with small resource consumption is drawing attention in the market. The CPU of mobile devices has limited resources. In this environment, graphic and application processing with CPU only is very inefficient. GPGPU can process CPU operations requiring pa..

    KU194S0650 | 2015-04-20

    • 대학·연구소 IP
    • M

    16bit 8-way SIMD Processing Unit

    SIMD Processing Unit (SPU) is a basic processing unit of network-on-chip based vision processor named ‘XXX’. It consists of two independent processing parts named SPU controller (SC) and SIMD Processing Element (SD). They have the same 5-stage pipeline architecture and share instruction fetch unit. After instructio..

    KU462S0635 | 2015-04-09

    • 기업 IP
    • N
    • M
    • T

    8bit CPU

    The microcontroller has built in ROM, RAM, Input Output ports, Serial Port, timers, interrupts and clock circuit. A microcontroller is an entire computer manufactured on a single chip. Microcontrollers are usually dedicated devices embedded within an application. For example, microcontrollers are used as engine cont..

    KC193S0554 | 2014-09-10

    • 기업 IP
    • T
    • P

    1GHz CPU Core

    As the embedded processor, this IP has 149 Instruction based on the load/store architecture. This IP has dual-issue in-order superscalar architecture for the instruction parallelism. The scoreboard is designed for dual-rail decode and in-order scheduling. Also This IP has Branch Prediction (BP) logic with 10-bit GHR ..

    KC024S0531 | 2014-07-15