-
DT-MIPI D-PHY RX
This DPHY-RX is a high-frequency low-power, low-cost, source- synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY.
The IP is configured as a MIPI slave and consists of 5 lanes: 1 Clock lane and 4 data lanes, The High-Speed signals have a low voltage swing, while Low-Power signals have lar..
KC567H1085 | 2021-07-20
-
MIPI CSI-2 Receiver Controller
The MIPI CSI-2 Receiver Controller IP is fully compliant to the MIPI Alliance Standard for Camera Serial Interface 2 specification Version 1.1. The IP can controll 1 clock lane of CIL-MCNN and up to 4 data lanes of CIL-MFEN and process data strem at the rate of 80Mbps~1.0Gbps from each data lane.The IP can be paired wi..
KC586H0858 | 2017-02-17
-
MIPI CSI-2 Transmitter Controller
The MIPI CSI-2 Transmitter Controller IP is fully compliant to the MIPI Alliance Standard for Camera Serial Interface 2 specification Version 1.1. The IP can controll 1 clock lane of CIL-MCNN and up to 4 data lanes of CIL-MFEN and process data strem at the rate of 80Mbps~1.0Gbps from each data lane.The IP can be paired..
KC586H0857 | 2017-02-17
-
MIPI DSI Receiver Controller
The MIPI DSI Receiver Controller IP is fully compliant to the MIPI Alliance Standard for Display Serial Interface specification Version 1.1. The IP can controll 1 clock lane of CIL-SCNN and up to 4 data lanes of CIL-SFAA and process data strem at the rate of 80Mbps~1.2Gbps from each data lane.The IP can be paired with ..
KC586H0856 | 2017-02-17
-
MIPI D-PHY Receiver
The MIPI D-PHY Receiver IP is fully compliant to the MIPI Alliance Standard for D-PHY specification Version 1.1. The IP incorperates 1 clock lane of CIL-SCNN and 4 data lanes of CIL-SFAA for data transmittion. Each data lane and clock lane can transmit date at the rate of 80Mbps~1.2Gbps. The IP can be paired with the M..
KC586H0855 | 2017-02-17