DisplayPort / eDP RX IP
The eDP RX IP supports DisplayPort ver. 1.3 and eDP ver 1.4 that are presented by VESA (Video Electronics Standards Association) standards. The IP consists of two major blocks which are RX physical layer and link layer. The transmitted DP/eDP data signal from source is converted to digital signal by CDR (clock and data..
DisplayPort v1.2a Receiver PHY
A receiver that supports the DisplayPort version 1.2a standard of the Video Electronics Standards Association (VESA) is introduced. This receiver consists of an adaptive equalizer, referenceless CDR, and built in self-test (BIST) block. A simple architecture of the equalizer compensates the channel adaptively. The refe..
DisplayPort v1.2 FAUX Sink Rx
This architecture is for one of the DisplayPort channel. This FAUX channel is referenceless and half-duplex bi-directional channel. As CMOS technology process is scaled down, the digital operation abilities of integrated circuits increase. This trend leads to growing demands of digital integrated circuits which are eas..
DisplayPort v.1.2 FAUX sink transmitter
DisplayPort v.1.2 FAUX sink transmitter circuit is fabricated in a 0.11 um CMOS technology. Proposed transmitter consists of 10:1 serializer, phase locked loop for 720MHz clock, output driver. The reference clock comes from sink clock and data recovery (CDR) circuit because sink side does not have reference clock. The ..
DisplayPort v1.2 FAUX Source Rx
This architecture is for one of the DisplayPort channel. This FAUX channel is referenceless and half-duplex bi-directional channel. A CDR in source receiver is the DLL based CDR. The source device has the reference clock and the transmitter already makes the 720-MHz clock. By using relatively clean clock from PLL, smal..