-
DT-MIPI D-PHY RX
This DPHY-RX is a high-frequency low-power, low-cost, source- synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY.
The IP is configured as a MIPI slave and consists of 5 lanes: 1 Clock lane and 4 data lanes, The High-Speed signals have a low voltage swing, while Low-Power signals have lar..
KC567H1085 | 2021-07-20
-
MIPI D-PHY Receiver
The MIPI D-PHY Receiver IP is fully compliant to the MIPI Alliance Standard for D-PHY specification Version 1.1. The IP incorperates 1 clock lane of CIL-SCNN and 4 data lanes of CIL-SFAA for data transmittion. Each data lane and clock lane can transmit date at the rate of 80Mbps~1.2Gbps. The IP can be paired with the M..
KC586H0855 | 2017-02-17
-
MIPI D-PHY Transmitter
The MIPI D-PHY Transmitter IP is fully compliant to the MIPI Alliance Standard for D-PHY specification Version 1.1. The IP incorperates PLL for hgh speed clock generation, 1 clock lane of CIL-MCNN and 4 data lanes of CIL-MFEN for data transmittion. Each data lane and clock lane can transmit date at the rate of 80Mbps~1..
KC586H0854 | 2017-02-17
-
MIPI D-PHY
The MIPI D-PHY enables significant extension of the interface bandwidth for more advanced applications. The MIPI D-PHY configuration consists of a clock signal and data signals.
To Address the explosive growth in the mobile industry, the Mobile Industry Processor Interface (MIPI) Alliance was created to define and ..
KC183H0807 | 2016-05-18
-
DT-MIPI D-PHY TX
This DPHY-CSI-2-TX is a high-frequency low-power, low-cost, source- synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY.
The IP is configured as a MIPI slave and consists of 5 lanes: 1 Clock lane and 4 data lanes, which make it suitable for camera interface applications (CSI-2).
The High..
KC567H0729 | 2016-01-18